Triple-Speed Ethernet Intel® FPGA IP User Guide

ID 683402
Date 12/19/2022
Document Table of Contents ECC Status Signals

Table 67.  ECC Status Signals
Name I/O Description
mac_eccstatus[1:0] O Indicates the ECC status. This signal is synchronized to the reg_clk clock domain.
  • 11: An uncorrectable error occurred and the error data appears at the output.
  • 10: A correctable error occurred and the error has been corrected at the output. However, the memory array has not been updated.
  • 01: Not valid.
  • 00: No error.

Did you find the information on this page useful?

Characters remaining:

Feedback Message