Triple-Speed Ethernet Intel® FPGA IP User Guide

ID 683402
Date 12/19/2022
Document Table of Contents

6.2. Timing

This section shows the timing on the Triple-Speed Ethernet transmit and receive interfaces as well as the timestamp signals for the IEEE 1588v2 feature.

Did you find the information on this page useful?

Characters remaining:

Feedback Message