Triple-Speed Ethernet Intel® FPGA IP User Guide

ID 683402
Date 12/19/2022
Document Table of Contents

10.1. Driver Architecture

Figure 87.  Triple-Speed Ethernet Software Driver Architecture

Notes to Triple-Speed Ethernet Software Driver Architecture:

  1. The first n bytes are reserved for SGDMA descriptors, where n = (Total number of descriptors + 3) × 32. Applications must not use this memory region.
  2. For MAC variations without internal FIFO buffers, the transmit and receive FIFOs are external to the MAC function.

Did you find the information on this page useful?

Characters remaining:

Feedback Message