DisplayPort Intel® FPGA IP User Guide

ID 683273
Date 1/24/2022

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

5.5. Source Embedded DisplayPort (eDP) Support

The DisplayPort Intel® FPGA IP is compliant with eDP version 1.3. eDP is based on the VESA DisplayPort Standard. It has the same electrical interface and can share the same video port on the controller. The DisplayPort source IP supports:

  • Full (normal) link training—default
  • Fast link training—mandatory eDP feature

Did you find the information on this page useful?

Characters remaining:

Feedback Message