DisplayPort Intel® FPGA IP User Guide

ID 683273
Date 1/24/2022
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents
Give Feedback

11.6.11. DPRX0_MSA_HWIDTH

TX control register, DPRX0_MSA_HWIDTH.

Address: 0x002a

Direction: RO

Reset: 0x00000000

Table 153.  DPRX0_MSA_HWIDTH Bits

Bit

Bit Name

Function

31:16

Unused

15:0

HWIDTH

Main stream attribute HWIDTH