A newer version of this document is available. Customers should click here to go to the newest version.
Visible to Intel only — GUID: hco1410462393498
Ixiasoft
Visible to Intel only — GUID: hco1410462393498
Ixiasoft
11. DisplayPort Sink Register Map and DPCD Locations
DisplayPort sink instantiations greatly benefit from and may optionally use an embedded controller (Nios II processor or another controller). This section describes the register map.
Shorthand |
Definition |
---|---|
RW |
Read/write |
RO |
Read only |
WO |
Write only |
CRO |
Clear on read or write, read only |
CWO |
Clear on read or write, write only |