AN 802: Intel® Stratix® 10 SoC Device Design Guidelines

Download
ID 683117
Date 12/14/2020
Public
Document Table of Contents

2.2. HPS Clocking and Reset Design Considerations

The main clock and reset sources for the HPS are:
  • HPS_OSC_CLK device I/O pin—The external clock source for the HPS PLLs, which generate clocks for the MPU Subsystem, CCU, SMMU, L3 Interconnect, HPS peripherals and HPS-to-FPGA user clocks.
  • nCONFIG device I/O pin—An SoC device-wide reset input that reconfigures the FPGA and cold resets the HPS.
  • HPS_COLD_nRESET device I/O pin—An optional reset input that cold resets only the HPS and is configured for bidirectional operation.

GUIDELINE: You can configure the HPS_COLD_nRESET pin to be on any open SDM I/O pin.

From Intel® Quartus® Prime,
  1. Click Assignments > Device.
  2. Click the "Device and Pin Options" button.
  3. Go to the "Configuration" tab.
  4. Click the "Configuration Pin Options" button.
  5. Click the "USE_HPS_COLD_nRESET" check box and select available SDM_IO pin.
For more information, refer to the “Pin Features and Connection for HPS Clocks, Reset and POR.” section.

Did you find the information on this page useful?

Characters remaining:

Feedback Message