2.4.2. USB Interface Design Guidelines4.1.2. USB Interface Design Guidelines
The Intel® Stratix® 10 HPS can connect its embedded USB MACs directly to industry-standard USB 2.0 ULPI PHYs using the 1.8 V dedicated HPS I/O. No FPGA routing resources are used and timing is fixed, which simplifies design.
This guide describes the design guidelines covering all supported speeds of PHY operation: High-Speed (HS) 480 Mbps, Full-Speed (FS) 12 Mbps, and Low-Speed (LS) 1.5 Mbps.
GUIDELINE: Intel® recommends that you design the board to support both USB PHY modes where the device supplies the clock versus where an external clock is the source.
The Stratix 10 SoC Development Kit uses the Microchip USB3320 USB PHY. This device is known to work with the HPS USB module.
Lastly a static clock of 60MHz is driven from the PHY or from an external oscillator and is required for operation, including some register accesses from the HPS to the USB MAC. Ensure the PHY manufacturer recommendations for RESET and power-up are followed.
- Output Mode—In output clock mode, the clock is generated by the USB PHY. All signals are synchronized to this clock.
Figure 5. Output Mode
- Input Mode—In input clock mode, the PHY receives a clock from an external source. All signals are synchronized to the clock. In this mode, the clock can be generated by a PLL in the FPGA or by an external source.
Figure 6. Input Mode
GUIDELINE: Ensure that the USB signal trace lengths are minimized.
GUIDELINE: Ensure that signal integrity is considered.
Signal integrity is important mostly on the CLK signal driven from the PHY to the MAC in the HPS. Because these signals are point-to-point with a maximum length, they can usually run unterminated but Intel® recommends to simulate the traces to make sure the reflections are minimized. Using the 50-ohm output setting from the FPGA is typically recommended unless the simulations show otherwise. A similar setting should be used from the PHY vendor if possible.
GUIDELINE: Design properly for OTG operation, if used.
When On-the-Go (OTG) functionality is used, the SoC can become a host or endpoint. When in host mode consider the power delivery, such as when you are supporting a USB Flash drive, or potentially a USB Hard Drive. These power requirements and reverse currents must be accounted for typically using external diodes and current limiters such as those used on the Intel FPGA development kits for Stratix 10 SoC.
For more information about the " Intel® Stratix® 10 SoC Development Board Schematics", refer to the Stratix 10 FPGA Development Kit User Guide.
Did you find the information on this page useful?