2.2.3. Pin Features and Connections for HPS Clocks, Reset and PoR
The HPS clock pin and optional reset pin have certain functional behaviors and requirements that you should consider when planning for and designing your board-level reset logic and circuitry.
GUIDELINE: Choose a pin location for the HPS clock input.
The HPS_OSC_CLK can be located anywhere within the HPS Dedicated I/O Bank. Use the HPS Platform Designer component to select the pin for HPS_OSC_CLK and verify its compatibility with other HPS peripheral I/O locations assigned to this bank.
GUIDELINE: Observe the minimum assertion time specifications of nCONFIG and HPS_COLD_nRESET.
Reset signals on the nCONFIG and HPS_COLD_nRESET pins must be asserted for the minimum time specified in the HPS section of the Intel Stratix 10 Device Datasheet.
GUIDELINE: Do not connect HPS_COLD_nRESET to SDM QSPI reset.
HPS_COLD_nRESET is a bi-directional pin that is input to the SDM to initiate a cold reset procedure to the HPS and its peripherals. The HPS_COLD_nRESET output can be used to reset any other devices on the board that should be reset when the HPS is reset. However, the SDM handles reset for the QSPI through software. Connecting HPS_COLD_nRESET to the SDM QSPI reset can result in undefined system behavior.
Did you find the information on this page useful?