AN 802: Intel® Stratix® 10 SoC Device Design Guidelines

ID 683117
Date 12/14/2020
Document Table of Contents NAND Flash Interface Design Guidelines

GUIDELINE: Ensure that the selected NAND flash device is an 8- or 16-bit ONFI 1.0 compliant device.

The NAND flash controller in the HPS requires:
  • The external flash device is 8- or 16-bit ONFI 1.0 compliant
  • Supports x16 for mass storage usage
  • Single-level cell (SLC) or multi-level cell (MLC)
  • Only one ce# and rb# pin pair is available for the boot source. Up to three additional pairs are available for mass storage
  • Page size: 512 bytes, 2 KB, 4 KB or 8 KB
  • Pages per block: 32, 64, 128, 256, 384 or 512
  • Error correction code (ECC) sector size can be programmed to 512 bytes (for 4, 8 or 16 bit correction) or 1024 bytes (24-bit correction)
For information about supported NAND devices, see the following table.
Table 7.  Supported NAND Device
Part Number Manufacturer Capacity Voltage Support Category


Micron 8 GB 1.8 V Known to work

Did you find the information on this page useful?

Characters remaining:

Feedback Message