2.7. Boundary Scan for HPS
The HPS JTAG interface does not support boundary scan tests (BST). To perform boundary scan testing on HPS I/Os, you must first chain the FPGA JTAG and HPS JTAG internally, and issue the boundary scan from the FPGA JTAG.
GUIDELINE: Chain the FPGA and HPS JTAG interfaces internally to perform boundary scan testing.
To chain the FPGA and HPS JTAG internally, go to Quartus Device and Pins Options and select the Configuration category. Under the HPS debug access port (DAP) settings, choose SDM Pins from the drop down option. If boundary scan is not being used, the FPGA JTAG and HPS JTAG interfaces can be used independently. To select HPS Dedicated I/O as the interface for HPS JTAG, select HPS Pins from the drop down option instead.
Did you find the information on this page useful?