AN 802: Intel® Stratix® 10 SoC Device Design Guidelines

ID 683117
Date 12/14/2020
Public
Download
Document Table of Contents

4.1. Timing Considerations

The following PHY interfaces can be selected when configuring your system:
  • HPS EMAC PHY Interfaces
    • Reduced Media Independent Interface (RMII)
    • Reduced Gigabit Media Independent Interface (RGMII)
  • PHY Interfaces connected through FPGA I/O
    • GMII/MII
      • RMII—Using the MII-to-RMII Adapter
      • Serial Gigabit Media Independent Interface (SGMII)—Using the GMII-to-SGMII Adapter

    • Intel® Management Data Input/Output (MDIO)

For more information about the timing considerations for each of these PHY interfaces, refer to their corresponding sections under the "Design Guidelines for HPS Interfaces" section.

Did you find the information on this page useful?

Characters remaining:

Feedback Message