AN 802: Intel® Stratix® 10 SoC Device Design Guidelines

ID 683117
Date 12/14/2020
Public
Download
Document Table of Contents

2.1.1. Board-Related Intel® Quartus® Prime Settings

Table 2.  Board-Related Intel® Quartus® Prime Settings Checklist
Number Done? Checklist Item
1   Set the settings for the FPGA I/O pins correctly and plan for the functionality during board design.

The Intel® Quartus® Prime software provides options for the FPGA I/O pins that you should consider during board design. Ensure that these options are set correctly when the Intel® Quartus® Prime project is created, and plan for the functionality during board design.

Did you find the information on this page useful?

Characters remaining:

Feedback Message