GTS AXI Streaming Intel® FPGA IP for PCI Express* User Guide

ID 813754
Date 5/15/2024
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

7.6.5.3. TPH Requester Control Register

Address: Offset 0x8

This register can be used by the software to enable the TPH Requester capability of the Function, and to select the program the mode of generation of Steering Tags.

Table 122.  TPH Requester Control Register Description
Bit Location Description Attributes Default
2:0
ST Mode: This field selects the ST mode.
  • 000 = No Steering Tag Mode
  • 001 = Interrupt Vector Mode
  • 010 = Device-Specific Mode
  • Other values = Reserved

You must obtain this information from the configuration intercept interface.

RW 0
7:3 Reserved RO 0
8

TPH Requester Enable.

When set to 1, the Function is allowed to generate requests with Transaction Processing Hints.

You must obtain this information from the configuration intercept interface.

RW 0
9

Extended TPH Requester Enable.

When set to 1, the Function is allowed to generate requests with Extended Transaction Processing Hints.

RW 0
31:10 Reserved RO 0