GTS AXI Streaming Intel® FPGA IP for PCI Express* User Guide

ID 813754
Date 5/15/2024
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

7.3.1.3. Root Port Error Status

Default value: 0x0000_0000

Table 61.  Root Port Err Status Register
Register Name Bit Attribute User Side Description
root_port_err_status 0 RW

correct_err

Set when RC received correctable error message, SW write 1 to clear.

1 RW

nonfatal_err

Set when RC received non-fatal error message, SW write 1 to clear.

2 RW

fatal_err

Set when RC received fatal error message, SW write 1 to clear.

31:3 RsvdZ Reserved.