GTS AXI Streaming Intel® FPGA IP for PCI Express* User Guide

ID 813754
Date 5/15/2024
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

7.4.1.7. CFG REG IA WRDATA

This register points to the function number of the configuration register the master is accessing through indirect access mechanism.

Default value: 0x0000_0000

Table 75.  Configuration Register Indirect Access Write Data
Register Name Bit Location Attribute User Side Description
CFG REG IA WRDATA 31:0 RW

Write Data.

Data to be written into configuration register with write access. Master writes this register with required Data before Initiating Write Access.