Visible to Intel only — GUID: epa1679773188189
Ixiasoft
1. About the External Memory Interfaces Intel Agilex® 7 M-Series FPGA IP
2. Intel Agilex® 7 M-Series FPGA EMIF IP – Introduction
3. Intel Agilex® 7 M-Series FPGA EMIF IP – Product Architecture
4. Intel Agilex® 7 M-Series FPGA EMIF IP – End-User Signals
5. Intel Agilex® 7 M-Series FPGA EMIF IP – Simulating Memory IP
6. Intel Agilex 7 M-Series FPGA EMIF IP – DDR4 Support
7. Intel Agilex® 7 M-Series FPGA EMIF IP – DDR5 Support
8. Intel Agilex 7 M-Series FPGA EMIF IP – LPDDR5 Support
9. Intel Agilex® 7 M-Series FPGA EMIF IP – Timing Closure
10. Intel Agilex® 7 M-Series FPGA EMIF IP – Controller Optimization
11. Intel Agilex® 7 M-Series FPGA EMIF IP – Debugging
12. Document Revision History for External Memory Interfaces Intel Agilex® 7 M-Series FPGA IP User Guide
3.1.1. Intel Agilex® 7 M-Series EMIF Architecture: I/O Subsystem
3.1.2. Intel Agilex® 7 M-Series EMIF Architecture: I/O SSM
3.1.3. Intel Agilex® 7 M-Series EMIF Architecture: I/O Bank
3.1.4. Intel Agilex® 7 M-Series EMIF Architecture: I/O Lane
3.1.5. Intel Agilex® 7 M-Series EMIF Architecture: Input DQS Clock Tree
3.1.6. Intel Agilex® 7 M-Series EMIF Architecture: PHY Clock Tree
3.1.7. Intel Agilex® 7 M-Series EMIF Architecture: PLL Reference Clock Networks
3.1.8. Intel Agilex® 7 M-Series EMIF Architecture: Clock Phase Alignment
3.1.9. User Clock in Different Core Access Modes
6.2.4.1. Address and Command Pin Placement for DDR4
6.2.4.2. DDR4 Data Width Mapping
6.2.4.3. General Guidelines - DDR4
6.2.4.4. x4 DIMM Implementation
6.2.4.5. Specific Pin Connection Requirements
6.2.4.6. Command and Address Signals
6.2.4.7. Clock Signals
6.2.4.8. Data, Data Strobes, DM/DBI, and Optional ECC Signals
6.3.5.1. Single Rank x 8 Discrete (Component) Topology
6.3.5.2. Single Rank x 16 Discrete (Component) Topology
6.3.5.3. ADDR/CMD Reference Voltage/RESET Signal Routing Guidelines for Single Rank x 8 and Single Rank x 16 Discrete (Component) Topologies
6.3.5.4. Skew Matching Guidelines for DDR4 Discrete Configurations
6.3.5.5. Power Delivery Recommendations for DDR4 Discrete Configurations
6.3.5.6. Intel Agilex® 7 M-Series EMIF Pin Swapping Guidelines
7.2.1. Intel Agilex® 7 M-Series FPGA EMIF IP Interface Pins
7.2.2. Intel Agilex® 7 M-Series FPGA EMIF IP Resources
7.2.3. Pin Guidelines for Intel Agilex® 7 M-Series FPGA EMIF IP
7.2.4. Pin Placements for Intel Agilex 7 M-Series FPGA DDR5 EMIF IP
7.2.5. Intel Agilex® 7 M-Series EMIF Pin Swapping Guidelines
Visible to Intel only — GUID: epa1679773188189
Ixiasoft
4.3.6. s0_axi4 for EMIF
Fabric (i.e. NOC-bypass) interface to controller
Port Name | Direction | Description |
---|---|---|
s0_axi4_araddr | input | Read Address |
s0_axi4_arburst | input | Read Burst Type |
s0_axi4_arid | input | Read Write Address ID |
s0_axi4_arlen | input | Read Burst Length |
s0_axi4_arlock | input | Read Lock Type |
s0_axi4_arqos | input | Read Quality of Service |
s0_axi4_arsize | input | Read Burst Size |
s0_axi4_arvalid | input | Read Address Valid |
s0_axi4_aruser | input | Read Address User Signal |
s0_axi4_arprot | input | Read Protection Type |
s0_axi4_awaddr | input | Write Address |
s0_axi4_awburst | input | Write Burst Type |
s0_axi4_awid | input | Write Address ID |
s0_axi4_awlen | input | Write Burst Length |
s0_axi4_awlock | input | Write Lock Type |
s0_axi4_awqos | input | Write Quality of Service |
s0_axi4_awsize | input | Write Burst Size |
s0_axi4_awvalid | input | Write Address Valid |
s0_axi4_awuser | input | Write Address User Signal |
s0_axi4_awprot | input | Write Protection Type |
s0_axi4_bready | input | Response Ready |
s0_axi4_rready | input | Read Ready |
s0_axi4_wdata | input | Write Data |
s0_axi4_wstrb | input | Write Strobes |
s0_axi4_wlast | input | Write Last |
s0_axi4_wvalid | input | Write Valid |
s0_axi4_wuser | input | Write User Signal |
s0_axi4_ruser | output | Ready User Signal |
s0_axi4_arready | output | Read Address Ready |
s0_axi4_awready | output | Write Address Ready |
s0_axi4_bid | output | Response ID |
s0_axi4_bresp | output | Write Response |
s0_axi4_bvalid | output | Write Response Valid |
s0_axi4_rdata | output | Read Data |
s0_axi4_rid | output | Read ID |
s0_axi4_rlast | output | Read Last |
s0_axi4_rresp | output | Read Response |
s0_axi4_rvalid | output | Read Valid |
s0_axi4_wready | output | Write Ready |