External Memory Interfaces Intel Agilex® 7 M-Series FPGA IP User Guide

ID 772538
Date 6/26/2023
Document Table of Contents

4.2.1. ref_clk for EMIF

PLL reference clock input

Table 30.  Interface: ref_clkInterface type: clock
Port Name Direction Description
ref_clk input PLL reference clock input

Did you find the information on this page useful?

Characters remaining:

Feedback Message