External Memory Interfaces Intel Agilex® 7 M-Series FPGA IP User Guide

ID 772538
Date 6/26/2023
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

4.2.3. usr_async_clk for EMIF

User clock interface

Table 32.  Interface: usr_async_clkInterface type: clock
Port Name Direction Description
usr_async_clk input User clock