Video and Image Processing Suite User Guide

ID 683416
Date 2/12/2021
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

1.4. In-System Performance and Resource Guidance

The performance and resource data provided for your guidance.
Note: Run your own synthesis and fMAX trials to confirm the listed IP cores meet your system requirements.
Table 5.  Performance and Resource Data Using Intel® Arria® 10 DevicesThe following data are obtained through a 4K test design example using an Intel® Arria® 10 device (10AX115S3F45E2SGE3).

The general settings for the design is 10 bits per color plane; 2 pixels in parallel. The target fMAX is 300 MHz.

IP Core Configuration ALMs M20K DSP Blocks
Mixer II
  • Number of color planes in parallel = 3
  • Inputs = 2
  • Output = 1
  • Internal Test Pattern Generator
1,890 0 12
Clocked Video Input II
  • Number of color planes in parallel = 3
  • Sync signals = On separate wires
  • Pixel FIFO size = 4096 pixels
  • Use control port = On
855 14 0
Clocked Video Output II
  • Number of color planes in parallel = 3
  • Sync signals = On separate wires
  • Pixel FIFO size = 4096 pixels
  • Use control port = On
  • Run-time configurable video modes = 4
2,251 12 0
Color Space Converter II
  • Run-time control = On
  • Color model conversion = RGB to YCbCr
865 1 12
Frame Buffer II
  • Maximum frame size = 4096 × 2160
  • Number of color planes in parallel = 3
  • Avalon-MM master ports width = 512
  • Read/write FIFO depth = 32
  • Frame dropping = On
  • Frame repeating = On
2,232 33 2
Clipper II
  • Number of color planes in parallel = 3
  • Enable run-time control of clipping parameters = On
963 0 0
Warp Lite
  • Bits per symbol = 10
  • Maximum width = 1920
  • Maximum distortion = 30
  • Paired with VFB = 0
6,530 395 21