Video and Image Processing Suite User Guide

ID 683416
Date 2/12/2021

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents 12G-SDI with Clocked Video Output II

The mapping and reordering of the pixels for clocked video outputs are the reverse of the clocked video inputs.
Table 16.  SDI Resampler with CVO II IP ParametersThe table shows the differences in the CVO II IP core with the presence of the SDI Resampler.
Parameters Support 6G and 12G-SDI Off Support 6G and 12G-SDI On
SDI Resampler Not available Present
Pixels in parallel 1 4
Standard width range 1–16 3
Multi-rate Mode 3G-SDI, HD-SDI, SD-SDI 12G-SDI, 6G-SDI, 3G-SDI, HD-SDI, SD-SDI
Square Division Quad format Not supported Not supported
2 Sample-interleave (2SI) format Not supported Supported
12G-SDI with 8 streams interleaved Not supported Supported
12G-SDI with 16 streams interleaved Not supported Not supported
6G-SDI with 4 streams interleaved Not supported Not supported
6G-SDI with 8 streams interleaved Not supported Supported
3G-SDI Level A Supported Supported
3G-SDI Level B Not supported Not supported
HD-SDI Supported Supported
SD-SDI Supported Supported
4:4:4 Not supported Not supported
4:2:2 Supported Supported
4:2:0 Not supported Not supported
Minimum active frame size 32x32 Fixed resolution: 32x32
Note: For switching resolutions, if the frame is smaller than the combined capacity of the CVO IP core’s FIFOs and pipelines, the behavior is undetermined. Use the set of standard resolutions defined in the CTA-861-G specifications.
Active width supported Modulo 1
  • 12G-SDI, 6G-SDI, 3G-SDI, HD-SDI: Modulo 4
  • SD-SDI: Modulo 8
Active height supported Modulo 1
  • 12G-SDI, 6G-SDI: Modulo 2
  • 3G-SDI, HD-SDI, SD-SD: Modulo 1
Dynamic control over Go bit Supported Cannot be disabled once enabled.
Low latency mode Supported Not supported
Note: In simulation, you can create artificial short bursts of just a few frames before switching either video standard or video resolution, or both. If two back-to-back switches occur very rapidly e.g. switching from A-to-B-to-C or A-to-B-to-A, the clocked video output’s behavior is nondeterministic.