Video and Vision Processing Suite Intel® FPGA IP User Guide

ID 683329
Date 10/02/2023
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents
1. About the Video and Vision Processing Suite 2. Getting Started with the Video and Vision Processing IPs 3. Video and Vision Processing IPs Functional Description 4. Video and Vision Processing IP Interfaces 5. Video and Vision Processing IP Registers 6. Video and Vision Processing IPs Software Programming Model 7. Protocol Converter Intel® FPGA IP 8. 3D LUT Intel® FPGA IP 9. AXI-Stream Broadcaster Intel® FPGA IP 10. Bits per Color Sample Adapter Intel FPGA IP 11. Chroma Key Intel® FPGA IP 12. Chroma Resampler Intel® FPGA IP 13. Clipper Intel® FPGA IP 14. Clocked Video Input Intel® FPGA IP 15. Clocked Video to Full-Raster Converter Intel® FPGA IP 16. Clocked Video Output Intel® FPGA IP 17. Color Space Converter Intel® FPGA IP 18. Deinterlacer Intel® FPGA IP 19. FIR Filter Intel® FPGA IP 20. Frame Cleaner Intel® FPGA IP 21. Full-Raster to Clocked Video Converter Intel® FPGA IP 22. Full-Raster to Streaming Converter Intel® FPGA IP 23. Genlock Controller Intel® FPGA IP 24. Generic Crosspoint Intel® FPGA IP 25. Genlock Signal Router Intel® FPGA IP 26. Guard Bands Intel® FPGA IP 27. Interlacer Intel® FPGA IP 28. Mixer Intel® FPGA IP 29. Pixels in Parallel Converter Intel® FPGA IP 30. Scaler Intel® FPGA IP 31. Stream Cleaner Intel® FPGA IP 32. Switch Intel® FPGA IP 33. Tone Mapping Operator Intel® FPGA IP 34. Test Pattern Generator Intel® FPGA IP 35. Video and Vision Monitor Intel FPGA IP 36. Video Frame Buffer Intel® FPGA IP 37. Video Frame Reader Intel FPGA IP 38. Video Frame Writer Intel FPGA IP 39. Video Streaming FIFO Intel® FPGA IP 40. Video Timing Generator Intel® FPGA IP 41. Warp Intel® FPGA IP 42. Design Security 43. Document Revision History for Video and Vision Processing Suite User Guide

16.2. Clocked Video Output IP Parameters

The IP offers compile-time parameters.
Table 217.  CVO Configuration ParametersThese parameters configure the behavior of the IP at build time. You can only change them by recompiling the IP.
Parameter Allowed Range Description
Video Settings
Number of pixels in parallel 1 to 8 Select the number of pixels in parallel
Number of color planes 1 to 4 Select the number of color planes per pixel
Bits per color sample 8 to 16 Select the number of bits per color sample
Default black for merge, color plane 0 0 to 65535 The initial value of black for this color plane
Default black for merge, color plane 1 0 to 65535 The initial value of black for this color plane
Default black for merge, color plane 2 0 to 65535 The initial value of black for this color plane
Default black for merge, color plane 3 0 to 65535 The initial value of black for this color plane
AXI4-S FR interface TREADY True or False

Select True to include the tReady signal in the full-raster interface

Select False to remove the tReady signal

Source Settings
Internal Timing Generator True or False

If True, the IP includes the Video Timing Generator Intel IP

If False, the IP provides a full-raster stream input bus for an external video timing source.

Async Video Input True or False

If True, the IP sees the video input as asynchronous to the full-raster stream output.

If False, the video input and full-raster stream output must use the same clock.

Depth of Video Input Fifos 0, 512, 1024, 2048, 4096 The approximate size of the FIFO buffer to use for the video input path. If set to 0, the IP registers the path internally to improve timing performance.
Test Pattern Input True or False

If True, an additional lite or full stream input bus is generated. If the primary input bus fails for any reason, this additional input is used.

If False, the IP generates no additional lite or full stream input buses. If the primary input bus fails for any reason, the output goes to black.

Async Test Pattern Input True or False

If True, the TPG input is asynchronous to the full raster stream output.

If False, the test pattern generator input and full-raster stream output must use the same clock.

Depth of TPG Input Fifos 0, 512, 1024, 2048, 4096 The approximate size of the FIFO buffer to use for the test pattern generator input path. If set to 0, the IP registers the path internally to improve timing performance.
Control Settings
Memory-Mapped Control Interface True or False

Select True to turn on the processor interface and associated signals.

When False, the IP removes the processor interface. All processor registers use default values

Frequency of CPU Clock 30 1 to 1000000000 The frequency, in Hz, of the processor clock.
Debug Settings
Timing Dimensions True or False

Select True to turn on the timing dimension processor registers. Additional logic is generated to measure the active and total widths and heights of the timing input, the full raster clock frequency, and the full raster frame period.

Select False, and the IP generates no additional logic. The associated processor registers return 0x1234abcd.

Video Dimensions True or False

Select True to turn on the video dimension processor registers. The IP generates additional logic to measure the active width and height of the video input, the video clock frequency, and the video input frame period.

Select False, and the IP generates no additional logic. The associated processor registers return 0x1234abcd.

Video Merge Status True or False

Select True to turn on diagnostic counters that report the status of the video merge process.

Select False, and the IP generates no additional logic. The associated processor registers return 0x1234abcd.

Test Pattern Dimensions True or False

Select True to turn on the test pattern generator dimension processor registers. The IP generates additional logic to measure the active width and height of the test pattern generator input, the test pattern generator clock frequency, and the test pattern generator input frame period

Select False, and the IP generates no additional logic. The associated processor registers return 0x1234abcd.

Test Pattern Merge Status True or False

Select True to turn on diagnostic counters that report the status of the test pattern generator merge process.

Select False, and the IP generates no additional logic. The associated processor registers return 0x1234abcd.

Figure 34. Clocked video Output IP Configuration Parameters GUI
Table 218.  Internal Timing Generator Build Parameters

The Timing Generator Configuration GUI has four tabs. The Build Parameters tab contains all the build-time options appropriate to the Timing Generator when built as part of the IP. You cannot change these parameters once you build the IP. Any change requires a full rebuild of the IP.

The Default Mode Configuration, Default Timing Configuration, and Default Pulse Configuration parameters are part of the Video Timing Generator IP. Refer to the Video Timing Generator IP Parameters.

The parameters on the default tabs apply to the IP when the IP is reset and you can change them during run time of the IP via the processor interface, without recompiling the IP.

Parameters Allowed Range Description
Timing Word Alignment

Any or PIP-Aligned Only

Select Any for no restrictions on raster dimensions versus the number of pixels in parallel.

When PIP-Aligned Only, all timing parameters must be integer multiples of the pixels In parallel value.

Hard frame lock support True or False

Select True to turn on the hard frame lock support.

When False, the IP removes all frame lock support.

Soft frame lock support True or False

Select True to enable soft frame lock support.

31

When False, the IP removes soft frame lock support.

Variable refresh rate support True or False

Select True to turn on variable refresh rate support

When False, the IP removes support for variable refresh rate

Horizontal counter bits 4-16

The number of binary bits required to represent the maximum width of raster.

For example, for a 4096 wide raster, set to 13.

Vertical counter bits 4-16

The number of binary bits required to represent the maximum height of raster.

For example, for a 2048 high raster, set to 12.

Number of pulses 0-8

The number of additional general-purpose pulses that the IP can produce.

Each additional pulse increases the gate count of this IP.

If set to 0, the Default Pulse Configuration GUI turns off.

Figure 35. Clocked Video Output IP Timing Parameters GUI
30 This parameter is only available when Memory-Mapped Control Interface is True
31

Hard Frame Lock must also be True for correct operation of soft frame lock