Intel® Agilex™ Embedded Memory User Guide

ID 683241
Date 4/25/2022
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

2.6. Intel® Agilex™ Embedded Memory Configurations

Table 9.  Supported Embedded Memory Block ConfigurationsThis table lists the maximum configurations supported for the Intel® Agilex™ embedded memory blocks.
Embedded Memory Block Depth (bits) Programmable Width
MLAB 32 ×16, ×18, or ×20
M20K 512 ×32 or ×40
Note: For simple dual-port only.
1024 ×20
Note: For simple dual-port and true dual-port.
2048 ×10
Note: For simple dual-port, true dual-port, and simple quad-port.
eSRAM 1024 3 x64 3
3 The eSRAM channel depth and width can be programmably reduced to realize power savings. Refer to eSRAM Intel® Agilex™ FPGA IP section for further details.

Did you find the information on this page useful?

Characters remaining:

Feedback Message