Intel® Agilex™ Embedded Memory User Guide

ID 683241
Date 4/25/2022

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

5. Intel® Agilex™ Embedded Memory Debugging

Use the following guideline to help you troubleshoot common errors or issues when designing with Intel® Agilex™ embedded memory.

  1. Ensure that your design does not contain any timing violation after compilation.
  2. Ensure that your design meets the recommended power specification.
  3. Debug your design using Signal Tap Logic Analyzer in the Intel® Quartus® Prime software to monitor the result of your design for random or systematic errors.
  4. Debug your design using In-System Sources and Probes in the Intel® Quartus® Prime software to control the input and monitor the result of your design.

Did you find the information on this page useful?

Characters remaining:

Feedback Message