Intel® Agilex™ Embedded Memory User Guide

ID 683241
Date 4/25/2022
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

2.11. Initial Value of Read and Write Address Registers

In Intel® Agilex™ devices, the M20K blocks does not have freeze register (frzreg) in hardware to clear the address registers after entering user mode. This results in a non-deterministic address value in hardware before you can send any valid address. Hence, the address registers have been initialized to ‘X’ in the simulation model.

The figure below is a waveform illustrating the behavior of the values of the address registers initialized to ‘X’ for a simple dual-port RAM with registered output.

Figure 20. Simple Dual-Port RAM with Registered Output Timing Diagram

Did you find the information on this page useful?

Characters remaining:

Feedback Message