4.3.17. Reset Scheme
During power-up, the registers in the Intel® Agilex™ devices are in undefined power and reset states. To guarantee correct functionality, reset the FIFO Intel® FPGA IP core upon completion of configuration by asserting either the sclr or aclr signal.
Did you find the information on this page useful?