Intel® Agilex™ F-Series and I-Series General-Purpose I/O User Guide

ID 683780
Date 6/14/2022
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

2.5.2. I/O Standards Implementation Based on VCCIO_PIO Voltages

The following guidelines apply to I/O standards based on the VCCIO_PIO voltages.

1.2 V VCCIO_PIO

If you use a 1.2 V VCCIO_PIO, you can implement singled-ended non-voltage referenced and voltage-referenced I/O standards. The 1.2 V buffer also supports differential voltage-referenced I/O and true differential input standards. You can implement a mix of both voltage-referenced and non-voltage referenced I/O, and true differential input standards within the I/O bank.

1.5 V VCCIO_PIO

If you use a 1.5 V VCCIO_PIO voltage, you can implement only the true differential I/O standards. The buffer can interface with upstream or downstream devices that are compatible with the Intel® Agilex™ electrical specifications.

Analyze the electrical specification requirement to implement your true differential receiver.

Implement DC coupling if the signal swing and offset voltage requirement are within the Intel® Agilex™ True Differential Signaling standard specification. Otherwise, implement AC coupling and external bias circuitry.

Did you find the information on this page useful?

Characters remaining:

Feedback Message