Intel® Agilex™ F-Series and I-Series General-Purpose I/O User Guide

ID 683780
Date 6/14/2022

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

2.5.5. I/O Standard Selection and I/O Bank Supply Compatibility Check

  • Select a suitable signaling type and I/O standard for each I/O pin. The I/O banks are located in rows along the top and bottom periphery of the device. Each I/O sub-bank contains its own PLL, DPA and SERDES circuitry.
  • Ensure that the selected I/O standard is supported in the targeted I/O bank.
  • Place I/O pins that share voltage levels in the same I/O bank.
  • Verify that all output signals in each I/O bank are intended to drive out at the bank's I/O voltage level.
  • Verify that all voltage referenced signals in each I/O bank are intended to use the bank's VREF voltage level.