Intel® Agilex™ F-Series and I-Series General-Purpose I/O User Guide

ID 683780
Date 6/14/2022
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

8. Documentation Related to the Intel® Agilex™ F-Series and I-Series General-Purpose I/O User Guide

Table 64.   GPIO ReferencesThe links in this table are references related to the Intel® Agilex™ GPIO system.
Reference Description
Intel® Agilex™ Device Data Sheet

Lists the electrical characteristics, switching characteristics, configuration specifications, and timing for Intel® Agilex™ devices.

Intel® Agilex™ Device Family Pin Connection Guidelines

Provides guidelines for all pins in Intel® Agilex™ devices.

Intel® Agilex™ F-Series and I-Series LVDS SERDES User Guide

Describes features, functional descriptions, implementation guidelines, and restrictions on LVDS SERDES I/O system in Intel® Agilex™ F-series and I-series devices.

Intel® Agilex™ Clocking and PLL User Guide

Describes the Intel® Agilex™ clock and PLL specifications and guidelines.

Intel® Agilex™ Configuration User Guide

Describes the Intel® Agilex™ configuration specifications and guidelines.

Intel® Agilex™ Power Management User Guide Describes the Intel® Agilex™ power management specifications and guidelines.
IBIS Models for Intel FPGA Devices

Provides IBIS models for Intel® Agilex™ devices.

GPIO Intel® FPGA IP Release Notes Lists the changes made in each release of the GPIO Intel® FPGA IP.
OCT Intel® FPGA IP Release Notes Lists the changes made in each release of the OCT Intel® FPGA IP.

Did you find the information on this page useful?

Characters remaining:

Feedback Message