Intel® Arria® 10 and Intel® Cyclone® 10 GX Avalon® Streaming Interface for PCI Express* User Guide

ID 683647
Date 6/03/2021
Public
Document Table of Contents

4.3. Channel and Pin Placement for the Gen1, Gen2, and Gen3 Data Rates

The following figures illustrate pin placements for the Intel® Arria® 10 or Intel® Cyclone® 10 GX Hard IP for PCI Express.

In these figures, channels that are not used for the PCI Express protocol are available for other protocols. Unused channels are shown in gray.

Note: In all configurations, physical channel 4 in the PCS connects to logical channel 0 in the hard IP. You cannot change the channel placements illustrated below.

For the possible values of <txvr_block_N> and <txvr_block_N+1>, refer to the figures that show the physical location of the Hard IP PCIe blocks in the different types of Intel® Arria® 10 or Intel® Cyclone® 10 GX devices, at the start of this chapter. For each hard IP block, the transceiver block that is adjacent and extends below the hard IP block, is <txvr_block_N>, and the transceiver block that is directly above is <txvr_block_N+1> . For example, in an Intel® Arria® 10 device with 96 transceiver channels and four PCIe hard IP blocks, if your design uses the hard IP block that supports CvP, <txvr_block_N> is GXB1C and <txvr_block_N+1> is GXB1D.

Note: Intel® Cyclone® 10 GX devices support x1, x2, and x4 at the Gen1 and Gen2 data rates.
Figure 21.  Gen1, Gen2, and Gen3 x1 Channel and Pin Placement
Figure 22.  Gen1 Gen2, and Gen3 x2 Channel and Pin Placement
Figure 23.  Gen1, Gen2, and Gen3 x4 Channel and Pin Placement
Figure 24.  Gen1, Gen2, and Gen3 x8 Channel and Pin Placement

Did you find the information on this page useful?

Characters remaining:

Feedback Message