Visible to Intel only — GUID: nik1410565010560
Ixiasoft
Visible to Intel only — GUID: nik1410565010560
Ixiasoft
15.4. BFM Procedures and Functions
The BFM includes procedures, functions, and tasks to drive Endpoint application testing. It also includes procedures to run the chaining DMA design example.
The BFM read and write procedures read and write data to BFM shared memory, Endpoint BARs, and specified configuration registers. The procedures and functions are available in the Verilog HDL. These procedures and functions support issuing memory and configuration transactions on the PCI Express link.
Section Content
ebfm_barwr Procedure
ebfm_barwr_imm Procedure
ebfm_barrd_wait Procedure
ebfm_barrd_nowt Procedure
ebfm_cfgwr_imm_wait Procedure
ebfm_cfgwr_imm_nowt Procedure
ebfm_cfgrd_wait Procedure
ebfm_cfgrd_nowt Procedure
BFM Configuration Procedures
BFM Shared Memory Access Procedures
BFM Log and Message Procedures
Verilog HDL Formatting Functions
Did you find the information on this page useful?
Feedback Message
Characters remaining: