Intel® Agilex™ Hard Processor System Technical Reference Manual

ID 683567
Date 2/14/2023
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

6.3. System Interconnect Resets

The diagram below shows the reset domains of the system interconnect along with all the idle handshake signals that control the state of each domain. The driver of each idle handshake signal is also indicated in brackets.

Figure 15. System Interconnect Reset Domains

The majority of the system interconnect (most masters, slaves, datapaths and routers) are reset by l3_rst_n. Almost all transactions in the system interconnect are routed through the l3_rst_n domain. For full functionality of the system interconnect, l3_rst_n must be out of reset.