Intel® Agilex™ Hard Processor System Technical Reference Manual

ID 683567
Date 2/14/2023
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

B.5.12. Resets

The quad SPI controller reset is controlled by the SDM. The SDM always resets the quad SPI controller just before handing ownership to the HPS. The HPS cannot initiate a quad SPI controller reset.