Intel® Agilex™ Hard Processor System Technical Reference Manual

ID 683567
Date 2/14/2023
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

5.4.5.1. Macro Translation Lookaside Buffer

The macro TLB caches PTW results in the TCU. The macro TLB is 64 bits wide by 512 entries deep.