Intel® Agilex™ Hard Processor System Technical Reference Manual

ID 683567
Date 2/14/2023
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

7.5.1. Lightweight HPS-to-FPGA Bridge Signals

Table 82.  Lightweight HPS-to-FPGA Bridge Signals
Name Direction Description
h2f_lw_axi_clock Input Clock source from FPGA.
h2f_lw_axi_reset Input Module reset signal from Reset Manager.
lwsoc2fpga_port_size_config[0] Input Port width configuration signal from FPGA:
  • 0: 32-bit
  • 1: Reserved