Intel® Stratix® 10 Variable Precision DSP Blocks User Guide

ID 683832
Date 8/13/2021
Document Table of Contents

2.10. Output Register Bank for Fixed-Point and Floating-Point Arithmetic

The positive edge of the clock signal triggers the 74-bit bypassable output register bank. The output register bank is not reset after power up and may hold unwanted data. Assert the CLR signal to clear the register before starting an operation.

The following variable precision DSP block signals control the output register per variable precision DSP block:

  • CLK[2..0]
  • ENA[2..0]
  • CLR[1]