Visible to Intel only — GUID: kly1436177028239
Ixiasoft
1. Intel® Stratix® 10 Variable Precision DSP Blocks Overview
2. Block Architecture Overview
3. Operational Mode Descriptions
4. Design Considerations
5. Intel® Stratix® 10 Variable Precision DSP Blocks Implementation Guide
6. Native Fixed Point DSP Intel® Stratix® 10 FPGA IP Core References
7. Multiply Adder IP Core References
8. ALTMULT_COMPLEX Intel® FPGA IP Core Reference
9. LPM_MULT Intel® FPGA IP Core References
10. Native Floating Point DSP Intel® Stratix® 10 FPGA IP References
11. LPM_DIVIDE (Divider) Intel FPGA IP Core
12. Intel® Stratix® 10 Variable Precision DSP Blocks User Guide Document Archives
13. Document Revision History for the Intel® Stratix® 10 Variable Precision DSP Blocks User Guide
2.1. Input Register Bank for Fixed-Point and Floating-Point Arithmetic
2.2. Pipeline Registers for Fixed-Point and Floating-Point Arithmetic
2.3. Pre-adder for Fixed-Point Arithmetic
2.4. Internal Coefficient for Fixed-Point Arithmetic
2.5. Multipliers for Fixed-Point and Floating-Point Arithmetic
2.6. Adder or Subtractor for Fixed-Point and Floating-Point Arithmetic
2.7. Accumulator, Chainout Adder, and Preload Constant for Fixed-Point Arithmetic
2.8. Systolic Register for Fixed-Point Arithmetic
2.9. Double Accumulation Register for Fixed-Point Arithmetic
2.10. Output Register Bank for Fixed-Point and Floating-Point Arithmetic
2.11. Exception Handling for Floating-Point Arithmetic
10.1. Native Floating Point DSP Intel® Stratix® 10 FPGA IP Release Information
10.2. Native Floating Point DSP Intel® Stratix® 10 FPGA IP Core Supported Operational Modes
10.3. Parameterizing the Native Floating Point DSP Intel® Stratix® 10 FPGA IP
10.4. Native Floating Point DSP Intel® Stratix® 10 FPGA IP Core Signals
Visible to Intel only — GUID: kly1436177028239
Ixiasoft
2. Block Architecture Overview
The Intel® Stratix® 10 variable precision DSP consists of the following blocks:
DSP Implementations | Block Architecture |
---|---|
Fixed-Point Arithmetic |
|
Floating-Point Arithmetic |
|
Figure 1. Variable Precision DSP Block Architecture in 18 x 19 Mode for Fixed-Point Arithmetic in Intel® Stratix® 10 Devices
Figure 2. Variable Precision DSP Block Architecture in 27 x 27 Mode for Fixed-Point Arithmetic in Intel® Stratix® 10 Devices
Figure 3. Variable Precision DSP Block Architecture for Floating-Point Arithmetic in Intel® Stratix® 10 Devices
Section Content
Input Register Bank for Fixed-Point and Floating-Point Arithmetic
Pipeline Registers for Fixed-Point and Floating-Point Arithmetic
Pre-adder for Fixed-Point Arithmetic
Internal Coefficient for Fixed-Point Arithmetic
Multipliers for Fixed-Point and Floating-Point Arithmetic
Adder or Subtractor for Fixed-Point and Floating-Point Arithmetic
Accumulator, Chainout Adder, and Preload Constant for Fixed-Point Arithmetic
Systolic Register for Fixed-Point Arithmetic
Double Accumulation Register for Fixed-Point Arithmetic
Output Register Bank for Fixed-Point and Floating-Point Arithmetic
Exception Handling for Floating-Point Arithmetic
Did you find the information on this page useful?
Feedback Message
Characters remaining: