Intel® Stratix® 10 Variable Precision DSP Blocks User Guide

ID 683832
Date 8/13/2021
Document Table of Contents

7.3. Parameters

You can customize the Multiply Adder Intel® FPGA IP core by specifying the parameters using the parameter editor in the Intel® Quartus® Prime software.

Did you find the information on this page useful?

Characters remaining:

Feedback Message