Intel® MAX® 10 FPGA Device Datasheet

ID 683794
Date 10/31/2022
Document Table of Contents

Programmable IOE Delay On Row Pins

Table 59.  IOE Programmable Delay on Row Pins for Intel® MAX® 10 Devices

The incremental values for the settings are generally linear. For exact values of each setting, refer to the Assignment Name column in the latest version of the Intel® Quartus® Prime software.

The minimum and maximum offset timing numbers are in reference to setting ‘0’ as available in the Intel® Quartus® Prime software.

Parameter Paths Affected Number of Settings Minimum Offset Maximum Offset Unit
Fast Corner Slow Corner
–I7 –C8, –I8 –A6 –C7 –C8, –I8 –I7 –A7
Input delay from pin to internal cells Pad to I/O dataout to core 7 0 0.815 0.873 1.831 1.811 1.874 1.871 1.922 ns
Input delay from pin to input register Pad to I/O input register 8 0 0.924 0.992 2.081 2.055 2.125 2.127 2.185 ns
Delay from output register to output pin I/O output register to pad 2 0 0.479 0.514 1.069 1.070 1.117 1.105 1.134 ns