Intel® MAX® 10 FPGA Device Datasheet

ID 683794
Date 11/01/2021
Public
Download
Document Table of Contents

Single Supply Devices ADC Performance Specifications

Table 34.  ADC Performance Specifications for Intel® MAX® 10 Single Supply Devices
Parameter Symbol Condition Min Typ Max Unit
ADC resolution 12 bits
ADC supply voltage VCC_ONE 2.85 3.0/3.3 3.465 V
External reference voltage VREF VCC_ONE – 0.5 VCC_ONE V
Sampling rate FS Accumulative sampling rate 1 MSPS
Operating junction temperature range TJ –40 25 125 °C
Analog input voltage VIN Prescalar disabled 0 VREF V
Prescalar enabled 36 0 3.6 V
Input resistance RIN 37
Input capacitance CIN 37
DC Accuracy Offset error and drift Eoffset Prescalar disabled –0.2 0.2 %FS
Prescalar enabled –0.5 0.5 %FS
Gain error and drift Egain Prescalar disabled –0.5 0.5 %FS
Prescalar enabled –0.75 0.75 %FS
Differential non linearity DNL External VREF, no missing code –0.9 0.9 LSB
Internal VREF, no missing code –1 1.7 LSB
Integral non linearity INL –2 2 LSB
AC Accuracy Total harmonic distortion THD FIN = 50 kHz, FS = 1 MHz, PLL –65 38 dB
Signal-to-noise ratio SNR FIN = 50 kHz, FS = 1 MHz, PLL 54 39 dB
Signal-to-noise and distortion SINAD FIN = 50 kHz, FS = 1 MHz, PLL 53 40 dB
On-Chip Temperature Sensor Temperature sampling rate TS 50 kSPS
Absolute accuracy –40 to 125°C,

with 64 samples averaging

41
±10 °C
Conversion Rate 42 Conversion time Single measurement 1 Cycle
Continuous measurement 1 Cycle
Temperature measurement 1 Cycle
36 Prescalar function divides the analog input voltage by half. The analog input handles up to 3.6 V for the Intel® MAX® 10 single supply devices.
37 Download the SPICE models for simulation.
38 THD with prescalar enabled is 6dB less than the specification.
39 SNR with prescalar enabled is 6dB less than the specification.
40 SINAD with prescalar enabled is 6dB less than the specification.
41 For the Intel® Quartus® Prime software version 15.0 and later, Modular ADC Core Intel® FPGA IP and Modular Dual ADC Core Intel® FPGA IP cores handle the 64 samples averaging. For the Intel® Quartus® Prime software versions prior to 14.1, you need to implement your own averaging calculation.
42 For more detailed description, refer to the Timing section in the Intel® MAX® 10 Analog-to-Digital Converter User Guide.

Did you find the information on this page useful?

Characters remaining:

Feedback Message