Intel® Arria® 10 Device Datasheet

ID 683771
Date 2/14/2022
Document Table of Contents

FPP Configuration Timing when DCLK-to-DATA[] >1

Table 80.  FPP Timing Parameters When the DCLK-to-DATA[] Ratio is >1 for Intel® Arria® 10 DevicesUse these timing parameters when you use the decompression and design security features.
Symbol Parameter Minimum Maximum Unit
tCF2CD nCONFIG low to CONF_DONE low 1,440 ns
tCF2ST0 nCONFIG low to nSTATUS low 960 ns
tCFG nCONFIG low pulse width 2 μs
tSTATUS nSTATUS low pulse width 268 3,000 121 μs
tCF2ST1 nCONFIG high to nSTATUS high 3,000 121 μs
tCF2CK 122 nCONFIG high to first rising edge on DCLK 3,010 μs
tST2CK 122 nSTATUS high to first rising edge of DCLK 10 μs
tDSU DATA[] setup time before rising edge on DCLK 5.5 ns
tDH DATA[] hold time after rising edge on DCLK N–1/fDCLK 123 s
tCH DCLK high time 0.45 × 1/fMAX s
tCL DCLK low time 0.45 × 1/fMAX s
tCLK DCLK period 1/fMAX s
fMAX DCLK frequency (FPP ×8/×16/×32) 100 MHz
tCD2UM CONF_DONE high to user mode 124 175 830 μs
tCD2CU CONF_DONE high to CLKUSR enabled 4 × maximum DCLK period
tCD2UMC CONF_DONE high to user mode with CLKUSR option on tCD2CU +
(600 × CLKUSR period)
121 You can obtain this value if you do not delay configuration by extending the nCONFIG or nSTATUS low pulse width.
122 If nSTATUS is monitored, follow the tST2CK specification. If nSTATUS is not monitored, follow the tCF2CK specification.
123 N is the DCLK-to-DATA ratio and fDCLK is the DCLK frequency the system is operating.
124 The minimum and maximum numbers apply only if you use the internal oscillator as the clock source for initializing the device.