Intel® Arria® 10 Device Datasheet

Download
ID 683771
Date 2/14/2022
Public
Document Table of Contents

DQS Logic Block Specifications

Table 54.  DQS Phase Shift Error Specifications for DLL-Delayed Clock (tDQS_PSERR) for Intel® Arria® 10 DevicesThis error specification is the absolute maximum and minimum error.
Symbol Performance (for All Speed Grades) Unit
tDQS_PSERR 5 ps

Did you find the information on this page useful?

Characters remaining:

Feedback Message