Intel® MAX® 10 Analog to Digital Converter User Guide

Download
ID 683596
Date 5/04/2021
Public
Document Table of Contents

2.2.2.6. Threshold Detection Core

The threshold detection core compares the sample value that the ADC block receives to the threshold value that you define during Modular ADC Core IP core configuration. This core does not have run-time configurable options.

If the ADC sample value is beyond the maximum or minimum threshold limit, the threshold detection core issues a violation notification through the Avalon-ST interface.

The threshold detection core has a single clock domain.

Figure 22. Threshold Detection Core High-Level Block Diagram


Did you find the information on this page useful?

Characters remaining:

Feedback Message