Visible to Intel only — GUID: sam1411565462319
Ixiasoft
1. Intel® MAX® 10 Analog to Digital Converter Overview
2. Intel® MAX® 10 ADC Architecture and Features
3. Intel® MAX® 10 ADC Design Considerations
4. Intel® MAX® 10 ADC Implementation Guides
5. Modular ADC Core Intel® FPGA IP and Modular Dual ADC Core Intel® FPGA IP References
6. Intel® MAX® 10 Analog to Digital Converter User Guide Archives
7. Document Revision History for Intel® MAX® 10 Analog to Digital Converter User Guide
2.2.1.1. Configuration 1: Standard Sequencer with Avalon-MM Sample Storage
2.2.1.2. Configuration 2: Standard Sequencer with Avalon-MM Sample Storage and Threshold Violation Detection
2.2.1.3. Configuration 3: Standard Sequencer with External Sample Storage
2.2.1.4. Configuration 4: ADC Control Core Only
5.4.1. Command Interface of Modular ADC Core and Modular Dual ADC Core
5.4.2. Response Interface of Modular ADC Core and Modular Dual ADC Core
5.4.3. Threshold Interface of Modular ADC Core and Modular Dual ADC Core
5.4.4. CSR Interface of Modular ADC Core and Modular Dual ADC Core
5.4.5. IRQ Interface of Modular ADC Core and Modular Dual ADC Core
5.4.6. Peripheral Clock Interface of Modular ADC Core and Modular Dual ADC Core
5.4.7. Peripheral Reset Interface of Modular ADC Core and Modular Dual ADC Core
5.4.8. ADC PLL Clock Interface of Modular ADC Core and Modular Dual ADC Core
5.4.9. ADC PLL Locked Interface of Modular ADC Core and Modular Dual ADC Core
Visible to Intel only — GUID: sam1411565462319
Ixiasoft
5.6. ADC HAL Device Driver for Nios® II Gen 2
The Modular ADC Core IP core provides a HAL device driver. You can integrate the device driver into the HAL system library for Nios® II Gen 2 systems.
The Modular ADC Core IP core provides software files that define low-level access to the hardware. You can use the macros definition and functions in the software files to initialize the Modular ADC Core core.
- altera_modular_adc_sequencer_regs.h—this file defines the register map for the sequencer core. It provides symbolic constants to access the low-level hardware.
- altera_modular_adc_sample_store_regs.h—this file defines the register for sample storage core. It provides symbolic constants to access the low-level hardware.
- altera_modular_adc.h—include this file into your application. It automatically includes the other header files and defines additional functions.
- altera_modular_adc.c—this file implements helper functions that are defined in the header file.
Related Information