5.5.1. Sequencer Core Registers
Indicates the operation mode of the sequencer core.
These bits are ignored when the run bit (bit 0) is set.
In continuous conversion, the data will be overwritten after a complete sampling sequence.
Use this control bit to trigger the sequencer core operation.
The Modular ADC Core IP core waits until the sequencer core completes its current operation before writing to this register bit.
Did you find the information on this page useful?