Intel® MAX® 10 Analog to Digital Converter User Guide

Download
ID 683596
Date 5/04/2021
Public
Document Table of Contents

4.4. Parameters Settings for Generating Modular ADC Core or Modular Dual ADC Core IP Core

Navigate through the Modular ADC Core IP core parameter editor and specify the settings required for your design. After you have specified all options as listed in the following tables, you can generate the HDL files and the optional simulation files.
Note: The Modular ADC Core and Modular Dual ADC Core IP cores support generating only Verilog* simulation scripts.

Intel recommends that you save the generated files in the design file directory (default setting).

For more information about each Modular ADC Core or Modular Dual ADC Core parameter, refer to the related information section.

Table 13.  Parameter Settings in General Group
Parameter Setting
Core Variant

There are four configuration variants of the Modular ADC Core IP core. Select the core variant that meets your requirement. For more information, refer to the related information.

Debug Path

Turn this on to enable the debug path for the selected core variant. You can use the ADC Toolkit to monitor the ADC performance.

Generate IP for which ADCs of this device?

For devices with two ADC blocks, select the ADC block for which you are generating the IP core. There are feature differences between the two ADC blocks. The temperature sensor is available only in the first ADC block. There are also different channel counts in both ADC blocks.

ADC Sample Rate

Select the predefined sampling rate for the ADC from 25 kHz to 1 MHz. A lower sampling rate allows you greater flexibility in designing your ADC front end driver circuit. For example, using a lower sampling rate gives you a wider settling time margin for your filter design.

The sampling rate you select affects which ADC input clock frequencies are available.

Refer to the related information for more details about the sampling rate and the required settling time.

ADC Input Clock

Select the same frequency that you set for the ALTPLL IP core that clocks the Modular ADC Core IP core. When configuring the ALTPLL IP core, specify a clock frequency that is supported by the ADC sampling rate. For more details, refer to the related information.

Reference Voltage Source

Select whether you want to use external or internal reference voltage.

There is only one VREF pin. For dual ADC blocks, you can use one external VREF source for both ADC blocks, or external VREF for one ADC block and internal VREF for the other ADC block.

External Reference Voltage

If you use external VREF source in your design, specify the VREF level.

Enable user created expected output file If you want to use your own stimulus input file to simulate the ADC output data, enable this function and specify the file for the specific ADC channel. For more information about user-specified ADC logic simulation output, refer to the related information.
Table 14.  Parameters Settings in Channels GroupYou can navigate through the tabs for all the available channels and turn on the channel you want to use. In each channel (and TSD) tab, you can specify the settings in this table.
Parameter Setting
Use Channel 0 (Dedicated analog input pin - ANAIN)

This option is available in the CH0 tab.

CH0 is the dedicated analog input channel. If you want to use the dedicated analog input, turn on this option.

User created expected output file

If you enabled the option to use your own stimulus input file to simulate the output data, click Browse and select the file for each enabled channel.

This option is available in all channel tabs except the TSD tab.

Use Channel N

You can select which dual-function ADC channels to turn on or off. There are 16 channels (CH1 to CH16) for single ADC devices and 8 channels (CH1 to CH8) for each ADC block in dual ADC devices.

Use on-chip TSD

This option is available in the TSD tab. The TSD channel is the temperature sensing channel.

Turn on this option if you want the IP core to read the built-in temperature sensor in the ADC block.

The sampling rate of the ADC block reduces to 50 kHz when it reads the temperature measurement. After it completes the temperature reading, the ADC sampling rate returns to 1 MHz.

For the Modular Dual ADC Core IP core, if you specify the TSD in a sequencer slot for ADC1, specify NULL in the same sequencer slot number for ADC2.

Enable Maximum threshold for Channel N

Turn on this option if you want to set a maximum threshold value for the channel.

Enter Maximum Threshold for Channel N

Enter the maximum threshold voltage for the channel. The IP core will generate a threshold violation notification signal to indicate that the sampled data is over the threshold value that you specify.

Enable Maximum threshold for on-chip TSD (TSD tab)

Enter the maximum threshold temperature for the temperature sensor in Celsius. The IP core will generate a threshold violation notification signal to indicate that the sampled temperature is over the temperature that you specify.

Enable Minimum threshold for Channel N

Turn on this option if you want to set a minimum threshold value for the channel.

Enter Minimum Threshold for Channel N

Enter the minimum threshold voltage for the channel. The IP core will generate a threshold violation notification signal to indicate that the sampled data is below the threshold value that you specify.

Enter Minimum Threshold for on-chip TSD (TSD tab)

Enter the maximum threshold temperature for the temperature sensor in Celsius. The IP core will generate a threshold violation notification signal to indicate that the sampled temperature is below the temperature that you specify.

Table 15.  Parameters Settings in Sequencer Group
Parameter Setting
Number of slot used

Select the number of channels to use for conversion. The parameter editor displays the number of slots available in the Conversion Sequence Channels based on your selection.

Slot N

For each available slot, select the channel to sample in the sequence. The available channels depend on the channels that you turned on in the Channels parameters group.

If you turned on a channel but do not select the channel in any of the sequencer slots, the unselected channel is not measured during the ADC sampling sequence.

The ADC block samples the measurements in the sequence you specify. After it reaches the last slot in the sequence, it repeats the sampling from the first slot.

Did you find the information on this page useful?

Characters remaining:

Feedback Message