Intel® Stratix® 10 GX Transceiver Signal Integrity Development Kit User Guide

ID 683206
Date 7/24/2019
Public
Document Table of Contents

4.7.1. User-Defined Pushbuttons

The development kit includes 8 user-defined pushbuttons and 4 system pushbuttons that allow you to interact with the Intel® Stratix® 10 GX FPGA. When you press and hold down the pushbutton, the device pin is set to logic 0; when you release the pushbutton, the device pin is set to logic 1. There is no board-specific function for these general user pushbuttons.

The table below lists the pushbuttons, schematic signal names and their corresponding Intel® Stratix® 10 GX FPGA device pin numbers.

Table 10.  User-Defined Pushbuttons
Board Reference Schematic Signal Name Description Intel® Stratix® 10 Device Pin Number
S2 USER_PB0 User pushbutton BG17
S3 USER_PB1 User pushbutton BE17
S4 USER_PB2 User pushbutton BH18
S5 USER_PB3 User pushbutton BJ19
S6 USER_PB4 User pushbutton BF17
S7 USER_PB5 User pushbutton BH17
S8 USER_PB6 User pushbutton BJ18
S9 USER_PB7 User pushbutton BJ20
S10 PGM_SEL System pushbutton N/A
S11 PGM_CONFIG System pushbutton N/A
S12 MAX_RESETn System pushbutton N/A
S13 CPU_RESETn System pushbutton AW10

Did you find the information on this page useful?

Characters remaining:

Feedback Message