Intel® Stratix® 10 GX Transceiver Signal Integrity Development Kit User Guide

ID 683206
Date 2/21/2023
Public
Document Table of Contents
Give Feedback

6.3.11. The CFP4 Tab

Figure 33. The CFP4 Tab

The following sections describe controls on the CFP4 tab.

Status

The Status control displays the following status information during the loopback test:
  • PLL lock: Shows the PLL locked or unlocked state
  • Pattern Sync: Shows the pattern synced or not state. The pattern is considered synced when the start of the data sequence is detected.
  • Details: Shows the PLL lock and pattern sync status.

Port

Use the following controls to select an interface to apply PMA settings, data type and error control:
  • CFP4 x4

PMA Setting

Allows you to make changes to the PMA parameters that affect the active transceiver interface. The following settings are available for analysis:
  1. Serial Loopback: Routes signals between the transmitter and the receiver.
  2. VOD: Specifies the voltage output differential of the transmitter buffer.
  3. Pre-emphasis tap:
    • 1st pre: Specifies the amount of pre-emphasis on the pre-tap of the transmitter buffer.
    • 2nd pre: Specifies the amount of pre-emphasis on the second pre-tap of the transmitter buffer.
    • 1st post: Specifies the amount of pre-emphasis on the first post tap of the trasnmitter buffer.
    • 2nd post: Specifies the amount of pre-emphasis on the second post tap of the transmitter buffer.
  4. Equalizer: Specifies the AC gain setting for the receiver equalizer in four stage mode.
  5. DC Gain: Specifies the DC Gain setting for the receiver equalizer in four stage mode.
  6. VGA: Specifies the VGA gain value.
Figure 34. PMA Setting

Data Type

The Data Type control specifies the type of data pattern contained in the transactions. Select the following available data types for analysis:
  • PRBS: pseudo-random 7-bit sequences (default)
  • PRBS15: pseudo-random 15-bit sequences
  • PRBS23: pseudo-random 23-bit sequences
  • PRBS31: pseudo-random 31-bit sequences
  • HF: highest frequency divide-by-2 data pattern 10101010
  • LF: lowest frequency divide by 33 data pattern

Settings Hf and LF are for transmit observation only and are not intended for use in the receiver data detection circuits.

Error Control

This control displays data errors detected during analysis and allows you to insert errors:
  • Detected Errors: Displays the number of data errors detected in the received bit stream.
  • Inserted Errrors: Displays the number of errors inserted into the transmit data stream.
  • Insert Error: Insert a one-word error into the transmit data stream each time you click the button. Insert Error is only enabled during transaction performance analysis.
  • Clear: Resets the Detected Errors counter and Inserted Errors counter to zeros.

Run Control

TX and RX performance bars: Show the percentage of maximum theoretical data rate that the requested transactions are able to achieve.

Start: This control initiates the loopback tests.

Data Rate (H-Tile): Displays the XCVR type and data rate of each channel.
Figure 35. CFP4 Data Rate

Tx (Mbps) and Rx (Mbps): Show the number of bytes of data analyzed per second.