External Memory Interfaces Arria® 10 FPGA IP User Guide

ID 683106
Date 4/01/2024
Public
Document Table of Contents

4.4.25. sideband13

address=56(32 bit)

Field Bit High Bit Low Description Access
mr_cmd_opcode 31 0 Register Command Opcode. Information used for register command. Read/Write
 
LPDDR3
[26:20] Reserved
[19:10] falling edge CA[9:0]
[9:4] rising edge CA[9:4]
[3:0] Reserved
MRW: [19:12] is OP[7:0], [11:4] is MA[7:0]
MRR: [11:4] is MA[7:0]
 
DDR4
[26:24] C2:C0
[23] ACT
[22:21] BG1:BG0
[20] Reserved
[19:18] BA1:BA0
[17] A17
[16] RAS#
[15] CAS#
[14] WE#
[13:0] A13:A0
MRS: [22:21] is BG1:BG0, [19:18] is BA1:BA0, [13:0] is Opcode[13:0]
MPR: [19:18] is MPR location, [1:0] is MPR Page Selection
 
DDR3
[26:21] Reserved
[20:18] BA2:BA0
[17] A14
[16] RAS#
[15] CAS#
[14] WE#
[13:0] A13:A0
MRS: [19:18] is BA1:BA0, [13:0] is Opcode[13:0]