External Memory Interfaces Arria® 10 FPGA IP User Guide

ID 683106
Date 4/01/2024
Public
Document Table of Contents

7.2. Board Skew Equations

The following table presents the underlying equations for the board skew parameters.